

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/574,653	05/18/2000	Youngmin Kim	TI-29012	8503
75	590 03/07/2003			
Peter K McLarty			EXAMINER	
Texas Instruments Incorporated			LEE, HSIEN MING	
P O Box 65547				
Dallas, TX 75	265		ART UNIT	PAPER NUMBER
			2823	
			DATE MAILED: 03/07/2003	15
			<b>3.112</b>	•

Please find below and/or attached an Office communication concerning this application or proceeding.

Application No.  Office Action Summary  Examiner  Hsien-Ming Lee  Applicant(s)  KIM ET AL.  Art Unit  2823	
Office Action Summary  Examiner Art Unit  Hsien-Ming Lee 2823	
Hsien-Ming Lee 2823	
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply	
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).  Status	
1) Responsive to communication(s) filed on <u>07 February 2003</u> .	
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This action is non-final.	
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.	
Disposition of Claims  AND Claim(a) 1.3 and 0.10 in/are mending in the application	
4) Claim(s) 1-3 and 9-19 is/are pending in the application.	
4a) Of the above claim(s) <u>13-19</u> is/are withdrawn from consideration.	
5) Claim(s) is/are allowed.	
6)⊠ Claim(s) <u>1-3 and 9-12</u> is/are rejected. 7)⊠ Claim(s) <u>1</u> is/are objected to.	
8) Claim(s) are subject to restriction and/or election requirement.	
Application Papers	
9) The specification is objected to by the Examiner.	
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.	
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).	
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.	
If approved, corrected drawings are required in reply to this Office action.	
12) ☐ The oath or declaration is objected to by the Examiner.	
Priority under 35 U.S.C. §§ 119 and 120	
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).	
a) All b) Some * c) None of:	
1. Certified copies of the priority documents have been received.	
2. Certified copies of the priority documents have been received in Application No	
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>	
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application	1).
<ul> <li>a)  The translation of the foreign language provisional application has been received.</li> <li>15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.</li> </ul>	
Attachment(s)	
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	

Art Unit: 2823

#### **DETAILED ACTION**

#### Remarks

- 1. The filing for a request of CPA is acknowledged.
- 2. Applicants' cancellation to claims 4-8 is acknowledged. Claims 1-3 and 9-19 are pending in the application, in which claims 13-19 are withdrawn from consideration.

#### Claim Objections

3. Claim 1 is objected to because of the following informalities: in-consistent terminology appears at lines 7 and 10-12 (i.e. *initial* single layer sidewall structure vs. single layer sidewall structure). Appropriate correction is required.

## Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 1-3, 9-10 and 12 are rejected under 35 U.S.C. 102(e) as being anticipated by Dawson et al. (US 5,963,803).

In re claims 1-3, Dawson et al. in Figs. 1A-1L and related text expressly and inherently teach the claimed method of forming a CMOS sidewall spacer, comprising the steps of:

Art Unit: 2823

• forming a PMOS transistor gate structure 122 on a n-type region 108 of a semiconductor substrate 102 (Fig.1C);

- forming a NMOS transistor gate structure 120 on a p-type region 106 of said semiconductor substrate 102 (Fig.1C);
- forming initial single layer sidewall structure of similar widths adjacent to said NMOS gate structure 126 and said PMOS transistor gate structure 122, i.e. forming a silicon oxide layer covering said NMOS gate structure 126 and said PMOS transistor gate structure 122 (col. 6, lines 47-54); and
- anisotropically etching said initial single layer sidewall structure adjacent to said NMOS transistor gate structure 126 such that the width of said initial single layer sidewall structure adjacent to said NMOS transistor gate structure (i.e. 144 having a thickness of 500 Å) is less than the width of said initial single layer sidewall structure adjacent to said PMOS transistor gate structure (i.e. 146 having a thickness of 800 Å) (col.6, lines 61-67).

In re claims 9-10 and 12, Dawson et al. also teach the claimed method of forming a CMOS sidewall spacer, comprising the steps of:

- providing a semiconductor substrate 102 of a first conductivity type such as p-type (
   col. 4, lines 63-64) with a region of a second conductivity type such as n-type region
   108;
- forming a gate dielectric 112 on said semiconductor substrate 102;
- forming a conductive layer 114 on said gate dielectric 112 (Fig.1A);

Page 4

Application/Control Number: 09/574,653

Art Unit: 2823

- etching said conductive layer 114 and said gate dielectric 112 to form a first transistor gate stack (NMOS) with an upper surface on said semiconductor substrate 102 of a first conductivity (p-type) and a second transistor gate stack (PMOS) with an upper surface on said region of said semiconductor substrate of a second conductivity type (n-type, i.e. the N region 108) (Fig.1H);
- forming at least one single layer sidewall film (an oxide layer) over said semiconductor substrate 102 (col. 6, lines 47-54);
- anisotropically etching said single layer sidewall film (said oxide film) such that all of the sidewall film is removed from said upper surface of said first transistor gate stack 126 (NMOS) and said upper surface of said second transistor gate stack 122 (PMOS), wherein a plurality of single layer sidewall structure of a first width 146 are formed adjacent to said second transistor gate stack 122 (PMOS), and a plurality of single layer sidewall structure of a second width 144 are formed adjacent to said first transistor gate stack 144 (NMOS) (Fig.1H);
- masking said second transistor gate stack 122 with a photoresist pattern 148 used for source drain implantation (Fig. 1I); and
- etching said single layer sidewalls of said first width adjacent to said first transistor gate stack 126 (NMOS) thereby forming single layer sidewalls of a second width adjacent to said first transistor gate stack 126 (NMOS), wherein said second width 144 is **less** than said first width 146 (Fig.1H).

Art Unit: 2823

### Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dawson et al. (US '803) in view of Wang et al. (US 6,020,231).

Dawson et al. substantially teach the claimed method as stated above except utilizing plasma etch process as the anisotropically etching for forming the sidewalls at both sides of said PMOS and the NMOS transistors.

However, the plasma etch is a well-known practice for etching a sidewall film to form the sidewalls of a CMOS device, as evidenced by Wang et al., in which they states that "a conventional fabrication technique for forming such side wall spacer is by way of CVD forming of an oxide layer, and a subsequent step of anisotropic etching, typically either reactive ion etching or plasma etching." (col. 1, lines 40-43).

Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to use the plasma etch as taught by Wang et al. to anisotropically etch the sidewall film of Dawson et al. for the purpose of forming sidewall structure of said PMOS and said NMOS transistors since said plasma etch is a reliable method for selectively etching sidewall film with good dimension control. (col. 1, lines 40-43, Wang et al.).

Art Unit: 2823

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hsien-Ming Lee whose telephone number is 703-305-7341. The examiner can normally be reached on M-F (9:00  $\sim$  5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 703-306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are 703-305-0142 for regular communications and 703-305-0142 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Hsien Ming Lee

March 5, 2003